

# LCFC Confidential


## Yoga C740 MB Schematic Document

CometLake\_U42 with DDR4

2018-08  
REV: 0.1

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/08/20	Deciphered Date	2016/08/20	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
C	FYG41			0.1	
Date: Monday, April 22, 2018				Sheet	1 of 62







<i>Power Plane</i>	<i>V20B+</i>	+3VALW +5VALW +1.8VALW +1.05VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCSA +0.6VS	+VCCIO +VCC_GT +VCCSTG +CPU_CORE +VCCPLL_OC VCC_PRIM_CORE
<i>State</i>					
S0	O	O	O	O	O
S0IX	O	O	O	O	X
S3	O	O	O	X	X
S3 Battery only	O	O	O	X	X
S5 S4 AC Only	O	O	X	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X



[illegible]

Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	<b>need to update</b>	Thermal Sensor(NCT7719W)	<b>1001_100xb</b>	PD	<b>0100_111xb</b>		
Charger	<b>0001_001xb</b>						
PMIC	<b>0x34</b>						



[illegible]

HSIO PORT		Function
USB3.0	1	USB Type-C1
	2	USB Type-A AOU
	3	USB Type-A
	4	USB Type-C2
	5	NC
	6	NC
USB2.0	1	USB Type-A AOU
	2	USB Type-A
	3	NC
	4	Finger Printer
	5	NC
	6	NC
	7	CAMERA
	8	USB Type-C1
	9	USB Type-C2
	10	BT
PCIE	1~8	1~4 SUB3.0 5~4 NC
	9	WLAN
	10~12	NC
	13~16 X4	SSD-2





```
DDI enable: PCH_DDC1_DATA & PCH_DDC2_DATA need pull up
Reserve ddi clk
```




Debug

```
1 Mount RC176 to enable
  DCI function
```












3 of 20  
@ WHISKEYLAKE-U\_BGA1528












**TLS Confidentiality (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality). (Default)  
 1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.  
**Notes:**  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.



**eSPI or LPC (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = LPC is selected for EC. (Default)  
 1 = eSPI is selected for EC.  
**Notes:**  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.




**Intel DCI-OOB (Rising edge of RSMRST#)**  
 This signal has an internal pull-down.  
 0 = Disable Intel DCI-OOB (Default)  
 1 = Enable Intel DCI-OOB  
**Notes:**  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.  
 This signal is in the primary well.





Pin Name	Strap Description	Configuration	Default Value	When Sampled
SPKR / GPP_B14	Top Swap Override	Internal PD 0 = Disable " Top Swap" mode. (Default) ★ 1 = Enable " Top Swap" mode.	0	Rising edge of PCH_PWROK
SPPI0 MOSI /GPP_B18	No Reboot	Internal PD 0 = Disable " No Reboot" mode. (Default) ★ 1 = Enable " No Reboot" mode	0	Rising edge of PCH_PWROK
SPPI1 MOSI /GPP_B22	Boot BIOS Strap Bit BBS	Internal PD 0 = SPI (Default) ★ 1 = LPC	0	Rising edge of PCH_PWROK





WLAN

SSD

PCIE16 RXNUSB31\_1\_RXN  
PCIE16 RXPUUSB31\_1\_RXP  
PCIE16 TXNUSB31\_1\_TXN  
PCIE16 TXPUUSB31\_1\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE13 RXN  
PCIE13 RXP  
PCIE13 TXN  
PCIE13 TXP

PCIE14 RXN  
PCIE14 RXP  
PCIE14 TXN  
PCIE14 TXP

PCIE15 RXNUSATA1B\_RXN  
PCIE15 RXPUUSATA1B\_RXP  
PCIE15 TXNUSATA1B\_TXN  
PCIE15 TXPUUSATA1B\_TXP

PCIE16 RXNUSATA2\_RXN  
PCIE16 RXPUUSATA2\_RXP  
PCIE16 TXNUSATA2\_TXN  
PCIE16 TXPUUSATA2\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP

PCIE1 RXNUSB31\_1\_RXN  
PCIE1 RXPUUSB31\_1\_RXP  
PCIE1 TXNUSB31\_1\_TXN  
PCIE1 TXPUUSB31\_1\_TXP

PCIE2 RXNUSB31\_2\_RXN/SSIC\_1\_RXN  
PCIE2 RXPUUSB31\_2\_RXP/SSIC\_1\_RXP  
PCIE2 TXNUSB31\_2\_TXN/SSIC\_1\_TXN  
PCIE2 TXPUUSB31\_2\_TXP/SSIC\_1\_TXP

PCIE3 RXNUSB31\_3\_RXN  
PCIE3 RXPUUSB31\_3\_RXP  
PCIE3 TXNUSB31\_3\_TXN  
PCIE3 TXPUUSB31\_3\_TXP

PCIE4 RXNUSB31\_4\_RXN  
PCIE4 RXPUUSB31\_4\_RXP  
PCIE4 TXNUSB31\_4\_TXN  
PCIE4 TXPUUSB31\_4\_TXP

PCIE5 RXNUSB31\_5\_RXN  
PCIE5 RXPUUSB31\_5\_RXP  
PCIE5 TXNUSB31\_5\_TXN  
PCIE5 TXPUUSB31\_5\_TXP

PCIE6 RXNUSB31\_6\_RXN  
PCIE6 RXPUUSB31\_6\_RXP  
PCIE6 TXNUSB31\_6\_TXN  
PCIE6 TXPUUSB31\_6\_TXP

PCIE7 RXN  
PCIE7 RXP  
PCIE7 TXN  
PCIE7 TXP

PCIE8 RXN  
PCIE8 RXP  
PCIE8 TXN  
PCIE8 TXP

PCIE9 RXN  
PCIE9 RXP  
PCIE9 TXN  
PCIE9 TXP

PCIE10 RXN  
PCIE10 RXP  
PCIE10 TXN  
PCIE10 TXP

PCIE11 RXNUSATA0\_RXN  
PCIE11 RXPUUSATA0\_RXP  
PCIE11 TXNUSATA0\_TXN  
PCIE11 TXPUUSATA0\_TXP

PCIE12 RXNUSATA1A\_RXN  
PCIE12 RXPUUSATA1A\_RXP  
PCIE12 TXNUSATA1A\_TXN  
PCIE12 TXPUUSATA1A\_TXP


























Icc-ST Max=60mA  
 Voltage=1.05V  
 Icc-STG Max=20mA  
 Voltage=1.05V  
 Icc-OC Max=120mA  
 Voltage=1.2V  
 Icc-PLL Max=130mA  
 Voltage=1.05V



14 of 20  
 WHISKEYLAKE-U\_BGA1528  
 @



18 of 20  
 WHISKEYLAKE-U\_BGA1528  
 @





CML 1.05V add 1A for 802.11ax





UC1S		
BT35	VSS 145	VSS 217
D6	VSS 146	VSS 218
AL32	VSS 147	VSS 219
BT36	VSS 148	VSS 220
D6	VSS 149	VSS 221
AL	VSS 150	VSS 222
D9	VSS 151	VSS 223
AM10	VSS 152	VSS 224
BU11	VSS 153	VSS 225
E23	VSS 154	VSS 226
AM28	VSS 155	VSS 227
E27	VSS 156	VSS 228
AM33	VSS 157	VSS 229
BU23	VSS 158	VSS 230
E30	VSS 159	VSS 231
AM35	VSS 160	VSS 232
BU24	VSS 161	VSS 233
E31	VSS 162	VSS 234
BU25	VSS 163	VSS 235
E33	VSS 164	VSS 236
AN25	VSS 165	VSS 237
BU7	VSS 166	VSS 238
E3	VSS 167	VSS 239
AN28	VSS 168	VSS 240
BU11	VSS 169	VSS 241
F12	VSS 170	VSS 242
AN29	VSS 171	VSS 243
F15	VSS 172	VSS 244
AM30	VSS 173	VSS 245
F18	VSS 174	VSS 246
AN31	VSS 175	VSS 247
BU3	VSS 176	VSS 248
F2	VSS 177	VSS 249
AN7	VSS 178	VSS 250
BU31	VSS 179	VSS 251
F21	VSS 180	VSS 252
AN8	VSS 181	VSS 253
BU33	VSS 182	VSS 254
F24	VSS 183	VSS 255
BU4	VSS 184	VSS 256
F3	VSS 185	VSS 257
AP3	VSS 186	VSS 258
BU11	VSS 187	VSS 259
F4	VSS 188	VSS 260
AP33	VSS 189	VSS 261
BU15	VSS 190	VSS 262
G21	VSS 191	VSS 263
AP36	VSS 192	VSS 264
G27	VSS 193	VSS 265
AP4	VSS 194	VSS 266
G33	VSS 195	VSS 267
AP28	VSS 196	VSS 268
G35	VSS 197	VSS 269
AT33	VSS 198	VSS 270
BU24	VSS 199	VSS 271
G9	VSS 200	VSS 272
AT35	VSS 201	VSS 273
H21	VSS 202	VSS 274
AT36	VSS 203	VSS 275
BU7	VSS 204	VSS 276
H27	VSS 205	VSS 277
AT4	VSS 206	VSS 278
BU11	VSS 207	VSS 279
AT10	VSS 208	VSS 280
BU15	VSS 209	VSS 281
H9	VSS 210	VSS 282
AL28	VSS 211	VSS 283
BU22	VSS 212	VSS 284
H12	VSS 213	VSS 285
AL29	VSS 214	VSS 286
I15	VSS 215	VSS 287
VSS 216	VSS 288	
VSS 289	VSS 289	

18 of 20  
WHISKEYLAKE-U\_BGA1528

UC1T		
N6	VSS 290	VSS 362
B37	VSS 291	VSS 363
CB3	VSS 292	VSS 364
P10	VSS 293	VSS 365
B5	VSS 294	VSS 366
CB33	VSS 295	VSS 367
F3	VSS 296	VSS 368
B7	VSS 297	VSS 369
CB4	VSS 298	VSS 370
P33	VSS 299	VSS 371
B9	VSS 300	VSS 372
CB7	VSS 301	VSS 373
P36	VSS 302	VSS 374
BAT10	VSS 303	VSS 375
OC11	VSS 304	VSS 376
F4	VSS 305	VSS 377
BA28	VSS 306	VSS 378
R7	VSS 307	VSS 379
BA3	VSS 308	VSS 380
CC20	VSS 309	VSS 381
R27	VSS 310	VSS 382
BB3	VSS 311	VSS 383
CC25	VSS 312	VSS 384
R28	VSS 313	VSS 385
BB33	VSS 314	VSS 386
CC28	VSS 315	VSS 387
R29	VSS 316	VSS 388
BB36	VSS 317	VSS 389
CC31	VSS 318	VSS 390
R30	VSS 319	VSS 391
BB4	VSS 320	VSS 392
CC7	VSS 321	VSS 393
R31	VSS 322	VSS 394
BC25	VSS 323	VSS 395
CC11	VSS 324	VSS 396
T27	VSS 325	VSS 397
CD12	VSS 326	VSS 398
T30	VSS 327	VSS 399
BC29	VSS 328	VSS 400
CD14	VSS 329	VSS 401
T33	VSS 330	VSS 402
T35	VSS 331	VSS 403
BC32	VSS 332	VSS 404
CD24	VSS 333	VSS 405
T36	VSS 334	VSS 406
CD25	VSS 335	VSS 407
K3	VSS 336	VSS 408
BC8	VSS 337	VSS 409
CE33	VSS 338	VSS 410
I26	VSS 339	VSS 411
BD28	VSS 340	VSS 412
CE35	VSS 341	VSS 413
I27	VSS 342	VSS 414
BD33	VSS 343	VSS 415
CE36	VSS 344	VSS 416
V26	VSS 345	VSS 417
BD35	VSS 346	VSS 418
CE7	VSS 347	VSS 419
V27	VSS 348	VSS 420
BD36	VSS 349	VSS 421
CF11	VSS 350	VSS 422
V3	VSS 351	VSS 423
BE10	VSS 352	VSS 424
CF14	VSS 353	VSS 425
V30	VSS 354	VSS 426
BE28	VSS 355	VSS 427
CF19	VSS 356	VSS 428
V33	VSS 357	VSS 429
BE29	VSS 358	VSS 430
CF2	VSS 359	VSS 431
V36	VSS 360	VSS 432
BE3	VSS 361	VSS 433

18 of 20  
WHISKEYLAKE-U\_BGA1528












UC1R		
CR34	VSS 1	VSS 73
BT5	VSS 2	VSS 74
BT5	VSS 3	VSS 75
CF35	VSS 4	VSS 76
CM37	VSS 5	VSS 77
AW1	VSS 6	VSS 78
CM1	VSS 7	VSS 79
BT6	VSS 8	VSS 80
AV4	VSS 9	VSS 81
B34	VSS 10	VSS 82
E35	VSS 11	VSS 83
A4	VSS 12	VSS 84
AE24	VSS 13	VSS 85
AE26	VSS 14	VSS 86
AF25	VSS 15	VSS 87
AG24	VSS 16	VSS 88
AG26	VSS 17	VSS 89
AH24	VSS 18	VSS 90
AH25	VSS 19	VSS 91
BC	VSS 20	VSS 92
B36	VSS 21	VSS 93
CG25	VSS 22	VSS 94
CG26	VSS 23	VSS 95
CG27	VSS 24	VSS 96
CN1	VSS 25	VSS 97
CN2	VSS 26	VSS 98
CN37	VSS 27	VSS 99
CP2	VSS 28	VSS 100
DT	VSS 29	VSS 101
A32	VSS 30	VSS 102
F33	VSS 31	VSS 103
AS	VSS 32	VSS 104
BJ7	VSS 33	VSS 105
C36	VSS 34	VSS 106
A36	VSS 35	VSS 107
BK10	VSS 36	VSS 108
CJ4	VSS 37	VSS 109
AB27	VSS 38	VSS 110
BK2	VSS 39	VSS 111
CK1	VSS 40	VSS 112
AB3	VSS 41	VSS 113
BK28	VSS 42	VSS 114
AB30	VSS 43	VSS 115
BK3	VSS 44	VSS 116
AB33	VSS 45	VSS 117
BK33	VSS 46	VSS 118
CK7	VSS 47	VSS 119
AB36	VSS 48	VSS 120
BK4	VSS 49	VSS 121
CL2	VSS 50	VSS 122
VSS 51	VSS 123	
AB4	VSS 52	VSS 124
BK7	VSS 53	VSS 125
CM13	VSS 54	VSS 126
AB7	VSS 55	VSS 127
CM17	VSS 56	VSS 128
AC10	VSS 57	VSS 129
BL28	VSS 58	VSS 130
CM21	VSS 59	VSS 131
AC27	VSS 60	VSS 132
BL29	VSS 61	VSS 133
CM25	VSS 62	VSS 134
AC30	VSS 63	VSS 135
BL30	VSS 64	VSS 136
CM29	VSS 65	VSS 137
BL31	VSS 66	VSS 138
CM31	VSS 67	VSS 139
AD33	VSS 68	VSS 140
BL32	VSS 69	VSS 141
CM33	VSS 70	VSS 142
AD35	VSS 71	VSS 143
VSS 72	VSS 144	

17 of 20  
WHISKEYLAKE-U\_BGA1528














RF & EMC

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Designated Date		Blank	
2018/08/20		2017/12/13			
This sheet of engineering drawing is the property of LC Future Center and contains confidential information. It is not to be distributed outside the LC Future Center without the written consent of LC Future Center.		Rev		FYG41	
Date		Rev		1	




**8Gb SDP**  
**16Gb DDP**




## RF & EMC


Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Declassified Date	2018/08/20	
NOTICE OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND COVING CONFIDENTIAL, AND SHOULD BE KEPT CONFIDENTIAL. THIS SHEET MAY NOT BE REPRODUCED OR THE CONTENTS THEREOF DISCLOSED TO ANY OTHER GOVERNMENT OFFICIAL AS AUTHORIZED BY LC FUTURE CENTER WITHOUT THEIR WRITTEN CONSENT. IF INFORMATION CONTAINED HEREIN IS USED IN A MANNER UNRELATED TO ITS INTENDED PURPOSE FOR WHICH IT WAS DEVELOPED.			Size	Document Number
				Rev 01
			Date:	Monday, April 29, 2019
			Sheet	16 of 62




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	VGA Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number <b>FYG41</b>	
				Date: Monday, April 22, 2019	Rev 0.1 Sheet 19 of 62






Security Classification	LC Future Center Secret Data			Title		
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_PCIE Interface		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size C	Document Number <b>FYG41</b>	
Date: Monday, April 22, 2019				Sheet 20 of 62		








Security Classification	LC Future Center Secret Data			Title			
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_MEM Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number <b>FYG41</b>		Rev 0.1
Date: Monday, April 22, 2019				Sheet	21	of	62







5	4	3	2	1																										
D				D																										
C				C																										
B				B																										
A				A																										
<div><table><tr><td>Security Classification</td><td colspan="3">LC Future Center Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2018/08/20</td><td>Deciphered Date</td><td>2016/08/20</td><td>GPU_AON/MAIN PWR/SEQ</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</td><td><table><tr><td>Size</td><td>Document Number</td><td>Rev</td></tr><tr><td>C</td><td>FYG41</td><td>0.1</td></tr></table></td></tr><tr><td colspan="4">Date: Monday, April 22, 2019</td><td>Sheet 23 of 62</td></tr></table></div>					Security Classification	LC Future Center Secret Data			Title	Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_AON/MAIN PWR/SEQ 	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				<table><tr><td>Size</td><td>Document Number</td><td>Rev</td></tr><tr><td>C</td><td>FYG41</td><td>0.1</td></tr></table>	Size	Document Number	Rev	C	FYG41	0.1	Date: Monday, April 22, 2019				Sheet 23 of 62
Security Classification	LC Future Center Secret Data			Title																										
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_AON/MAIN PWR/SEQ 																										
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				<table><tr><td>Size</td><td>Document Number</td><td>Rev</td></tr><tr><td>C</td><td>FYG41</td><td>0.1</td></tr></table>	Size	Document Number	Rev	C	FYG41	0.1																				
Size	Document Number	Rev																												
C	FYG41	0.1																												
Date: Monday, April 22, 2019				Sheet 23 of 62																										
5	4	3	2	1																										









5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				
															</									






Security Classification	LC Future Center Secret Data			Title		
Issued Date	2018/08/20	Deciphered Date	2016/08/20	GPU_GPIO/JTAG		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number <b>FYG41</b>	
Date: Monday, April 22, 2019				Sheet 26 of 62		



5		4		3		2		1	
D									

















Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/08/20	Deciphered Date	2016/08/20	<b>GPU_GDDR5_Rank0 [64:32] LCFC</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
C	FYG41			0.1	
Date:		Monday, April 22, 2019	Sheet	28	of 62



5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				







Security Classification	LC Future Center Secret Data		Title	CODEC_ALC3240	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Yoga C740	Rev 0.1
				Date: Monday, April 22, 2019	Sheet 30 of 82





SPK L+ L- R+ R- trace width  
Speaker 4 ohm ==> 40 mils  
Speaker 8 ohm ==> 20 mils

**Speaker**







Security Classification		LC Future Center Secret Data				Title					
Issued Date		2018/08/20		Deciphered Date		2016/08/20				Blank	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.											
Size		Document Number								Rev	
		FYG41								0.1	
Date:		Monday, April 22, 2019				Sheet		31 of 82			


















CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCM OUT held low
1	1	1	1	CDP Data Connected and Load Detect Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Load Detect Active
0	0	1	X	DCP_Auto Data Disconnected and Load Detect Active












Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Document Number <b>Yoga C740</b> Date: Monday, April 22, 2019
				Rev 0.1 Sheet 34 of 62







+1.8V<sub>ALV</sub>

RC3059 1 2 1/20W 20K 5% 0201 CNVI\_BRI\_DT


RC848 1 2 1/20W 20K 5% 0201 GPP\_F6\_CNVI\_RGL\_DT

close to **M.2 CONN**  
**M.2 CNV Mode Select (Rising edge of RSMRST#)**  
An external pull-up or pull-down is required.  
0 = Integrated CNVI enable  
1 = Integrated CNVI disable










Security Classification		LC Future Center Secret Data		Title		
Issued Date		Deciphered Date		NGFF_WLAN		
2018/08/20		2017/12/13				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				C	Yoga C740	0.1
				Date:	Monday, April 22, 2019	[Sheet 35 of 62]














### I2C Address

I2C1 (to EC)	TBT	0100 011xb
	USEC	0100 111xb
I2C2 (to PCH)	TBT	0111 000xb
	USEC	0111 111xb

For the I2C1 interface, the unique I2C address is 00100'0'1' & 00100'0'1'  
For the I2C2 interface, the unique I2C address is a fixed value

### ADCIN1 BUS POWER CONFIGURATION





DIV = R10853 / (R10853 + R10855)		CONFIGURATION	
DIV MIN	DIV MAX		
0.00	0.18	BP_NoResponse	
0.20	0.38	BP_WaitFor3V3_Internal	
0.40	0.58	BP_WaitFor3V3_External	
0.60	1.00	BP_NoWait	

### For dear battery mode

### ADCIN2 I2C Address Setting

DIV = R10854 / (R10854 + R10856)		I2C Unique Address [3:1]	
DIV MIN	DIV MAX	ADC_ADDR_DECODE_C1	ADC_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b





















BLANK

Security Classification		LC Future Center Secret Data		Title		
Issued Date		2018/08/20	Deciphered Date	2016/08/20	Blank	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>						
Size	Document Number				Rev	
C	Yoga C740				0.1	
Date:		Monday, April 22, 2018		Sheet	43 of 62	









## 14' K/B Connector







## KB Backlight Connector




## 15' K/B Connector



## TP/B Connector




LED	Stute	LED Behavior
Charge LED	Battery only	OFF
	Charging	Amber_on(battery%11~90%) White_on(battery%91~100%)


Security Classification		LC Future Center Secret Data		Title			
Issued Date		2018/08/20	Deciphered Date		2016/08/20		KB/FP/TP_CONN.
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size		Document Number				Rev	
		Yoga C740				01	
Date:		Monday, April 22, 2019		Sheet	45	of 62	



## VS LOAD SW



## 1.8VS LOAD SW



## DISCHARGE








</
























# of CELL	VCELL_PRES	PR4827
1-CELL	1.5V	301K
2-CELL	2.4V	150K
3-CELL	3.3V	82K
4-CELL	4.5V	33.2K
















PSYS=0.8V MP2949 trigger VRHOT


**PSYS function enable PR2952 and PR2910 mount**














Control Bit Logics				
	LPF	C1	C0	VOUT
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
VCCPRIM_CORE	1	1	1	0.975
	0	X	X	0.75
	1	0	0	0.8
	1	0	1	0.95
	1	1	0	1.0
	1	1	1	1.05





Control Bit Logics				
	LP#	C1	C0	VOUT
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM_CORE	0	X	X	0.75
	1	0	0	0.9
	1	0	1	0.95
	1	1	0	1.0
	1	1	1	1.05

The schematic diagram illustrates the power supply system for the V9B+ device, divided into three main sections: V9B+, VCCPRIM\_CORE, and VCCPRIM\_CORE\_R.


**V9B+ Section:** This section shows the input power supply. It includes a 1A current source (PR8054) and a 100k resistor (R10954). The input is connected to the V9B+ pin (1) and the VCCPRIM\_CORE pin (1). The output of the V9B+ section is connected to the VCCPRIM\_CORE pin (1) and the VCCPRIM\_CORE\_R pin (1).

**VCCPRIM\_CORE Section:** This section shows the power supply for the VCCPRIM\_CORE pin. It includes a 100k resistor (R10954) and a 100k capacitor (C1404). The input is connected to the VCCPRIM\_CORE pin (1) and the VCCPRIM\_CORE\_R pin (1). The output of the VCCPRIM\_CORE section is connected to the VCCPRIM\_CORE pin (1) and the VCCPRIM\_CORE\_R pin (1).


**VCCPRIM\_CORE\_R Section:** This section shows the power supply for the VCCPRIM\_CORE\_R pin. It includes a 100k resistor (R10954) and a 100k capacitor (C1404). The input is connected to the VCCPRIM\_CORE pin (1) and the VCCPRIM\_CORE\_R pin (1). The output of the VCCPRIM\_CORE\_R section is connected to the VCCPRIM\_CORE pin (1) and the VCCPRIM\_CORE\_R pin (1).




# +VCCSFR\_OC



# +VCCSTG




# +VCCST\_CPU












Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	POWER SYMBOL		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number <b>FYG41</b>	
Date: Monday, April 22, 2019				Sheet 62 of 62		